

Power FINFET, a Novel Superjunction Power MOSFET

Wai Tung Ng

Smart Power Integration & Semiconductor
Devices Research Group

Department of Electrical and Computer Engineering
University of Toronto
Toronto, Ontario
Canada, M5S 3G4

E-mail: ngwt@vrg.utoronto.ca




Outline


- ▶ Overview of Power Semiconductor Devices
- ▶ Design issues for Low Voltage Super-Junction Devices
- ▶ A Low Voltage Lateral Super-Junction FINFET
 - Basic Idea of SJ-FINFET Structure
 - Device Simulation Works
 - Process Flow and IC Fabrication
 - Experimental Results
- ▶ Summary



Applications of Smart Power ICs



Worldwide Power Semiconductor Market




Source: M. Vukicevic, Data Processing Market to Dominate Power Semiconductor Market in 2007: Market Tracker, iSuppli Corp., Q1, 2007.




HVMOS process (cont'd)

▶ Another example of CMOS compatible HV-CMOS with a variety of 40V devices with minimal process changes




Lateral Super-Junction Power MOSFETs

- **Super-Junction (SJ)** power MOSFET is a promising device to achieve a low $R_{on,sp}$ because the drift region is composed of heavily doped alternating n/p-pillars. However, conventional SJ structure is not very attractive for low voltage MOSFETs (<100V) due to the fact that the channel resistance becomes comparable to the drift region resistance at low voltage ratings.




Conventional LDMOSFET




Superjunction LDMOSFET



Impact of the p/n pillar thickness



Si Majority-Carrier Lateral Devices



Features of Super-Junction MOSFETs


- ▶ **Drift region structure:** n-drift region replaced by alternatively stacked, charge-coupled/heavily doped, n- and p- thin layers or pillars.
- ▶ **Low specific on-resistance:** Current flow only through the heavily doped parallel n-pillars.
- ▶ **High breakdown voltage:** requires full-depletion of SJ structures (a space-charged region, acting like a pure intrinsic layer); simply depends on drift region length; independent on dose.
- ▶ **Charge counterbalance condition:** controlling the doping of p- and n-type SJ layers according to the RESURF theory.
- ▶ **Fabrication process:** complicated and need precise process controls.




Lateral Power Devices – Performance

► BV vs. R_{on-sp} has been a performance matrix that many researchers have been chasing for years.


► R_{on-sp} for power devices in the low voltage range (<100V) depends on many factors.




Main Issue: Low Voltage SJ-MOSFETs




Chen et al, NUS, ISPSD, 2007




Miura et al, NEC, ISPSD, 2005



Basic Idea of SJ-FINFET Structure




Fill trench with p-pillar
to form SJ device




- ▶ Reduction of channel resistance
- ▶ Reduction of n-drift resistance
- ▶ E-field relaxation (i.e. higher BV)
- ▶ More efficient use of silicon




Proposed Lateral SJ-FINFET Structure



Cross-section: A-A'




Cross-section: B-B'




➤ Compatibility with modern CMOS process is an essential design consideration




Process Flow for the SJ-FINFET Structure




(a) p-body implant




(b) SJ-drift trench & implant




(c) p-pillar diffusion




(d) gate trench




(e) n-doped poly-Si gate



(f) n+ source implant



(g) p+ contact opening



(h) Al metallization




Parameters for 3D Simulations

- These parameters were also used in the fabrication of the prototypes.

Parameters	Values
Drift length, L_{drift} (μm)	3 to 12
n-drift width, W_n (μm)	0.6
n-drift doping conc., N_D (cm^{-3})	7.4×10^{16}
p-drift width, W_p (μm)	0.3
p-drift doping conc., N_A (cm^{-3})	7.4 to 9.8×10^{16}
p-body doping conc., $N_{\text{p-body}}$ (cm^{-3})	5.0×10^{17}
p-substrate doping conc., N_{sub} (cm^{-3})	2.0×10^{14}
n+ source/drain contact, $N_{\text{s/d}}$ (cm^{-3})	1.0×10^{20}
p+ contact, $N_{\text{p+}}$ (cm^{-3})	5.0×10^{19}
Gate oxide thickness, T_{Gox} (nm)	35
Top channel width, W_{top} (μm)	0.6
Side channel width, W_{side} (μm)	2.0 and 3.0
Gate length, L_{gate} (μm)	1.0
Channel length, L_{ch} (μm)	0.5
SOI thickness, T_{epi} (μm)	2.6 and 3.6
DTI depth (μm)	2.0 and 3.0
Buried oxide thickness, T_{box} (μm)	2.0




SJ-FINFET — Initial MESH Structure



➤ SJ unit-cell (w/ DTI & Gox)





➤ SJ unit-cell (w/o DTI & Gox)




Formation of the p/n pillars

Implant After
Boron Impt. for annealing


@ Y = -3







Formation of the n+ source/drain contacts





P, $5e14 \text{ cm}^{-2}$, 180 keV, $\pm 45^\circ$
As, $9e14 \text{ cm}^{-2}$, 200 keV, $\pm 45^\circ$



SJ-FINFT — Device Simulation Results




SJ-FINFT — Device Simulation Results (cont'd)




SJ-FINFT: Device Simulation Results

SJ-FINFT — Device Simulation Results (cont'd)

Gate @ $L_{gate}=1\mu\text{m}$, $L_{ch}=0.5\mu\text{m}$, $L_{drift}=3\mu\text{m}$



► Relaxing the electric field at this point achieves higher breakdown voltage




E_c for Si $\sim 5 \times 10^5 \text{V/cm}$, $BV \sim (E_c \cdot L_{drift}) / 2$




Final Chip Layout & Die Image

50000µm (Mask=5cm, Die=1cm)







50000µm (Mask=5cm, Die=1cm)







➤ Total 9 Mask Layers



Fabricated SJ-FINFETs: Optical & SEM Images




SJ-FINFETs: After Al-Metallization



Measured Data: Transfer I-V Characteristics

► $L_{\text{drift}} = 3.5\mu\text{m}$, $W = 200\mu\text{m}$, $T_{\text{ox}} = 35\text{nm}$ @ $V_{\text{ds}} = 0.1\text{V}$




► The measured threshold voltage of the SJ-FINFET was approximately 1.7V




Measured Data: Output I-V Characteristics

- ▶ The $R_{on,sp}$ of the SJ-FINFET is approximately 30% smaller than that of the conventional SJ-LDMOSFET.

▶ SJ-LDMOS: $L_{drift}=3.5\mu\text{m}$, $W=200\mu\text{m}$




▶ SJ-FINFET: $L_{drift}=3.5\mu\text{m}$, $W=200\mu\text{m}$



Measured Data: BV versus $R_{on,sp}$

- ▶ The measured data is comparable with other published data and it shows a good agreement in the data trend between the simulation and measurement. For similar BV ratings, about 30% lower $R_{on,sp}$ was found in the fabricated



Data from [1], [3], [7] are for conventional LDMOSFETs
 Data from [2], [4]-[6] are for conventional SJ-LDMOSFETs



Summary

- ▶ Low voltage lateral SJ-FINFET devices with deep trench p-drift region were proposed and fabricated to improve the electrical characteristics of conventional planar gate SJ-LDMOSFETs.
- ▶ For the similar BV ratings, the specific on-resistances of the fabricated SJ-FINFET devices were approximately 30% lower than that of the fabricated SJ-LDMOSFETs.
- ▶ The current work represents the first experimental confirmation that the super-junction concept is advantageous for sub-200V applications.
- ▶ More details will be presented at IEDM 2010.



Acknowledgements

- ▶ Visiting Scientist: Yasuhiko Onishi, Fuji Electric, Japan
- ▶ Prof. Johnny K. O. Sin,
Hong Kong University of Science & Technology
- ▶ Staff in Nano-electronic Fabrication Facility (NFF),
Hong Kong University of Science & Technology
- ▶ Auto21 Networks of Centres of Excellence of Canada
- ▶ Natural Sciences and Engineering Research Council of
Canada
- ▶ U of T Open Fellowship

